A novel power-efficient analog buffer at liquid helium temperature is proposed. The proposed circuit is based on an input stage consisting of two complementary differential pairs to achieve rail-to-rail level tracking. Results of simulation based on SMIC 0.18µm CMOS technology show the high driving capability and low quiescent power consumption at cryogenic temperature. Operating at single 1.4 V supply, the circuit could achieve a slew-rate of +51 V/µs and -93 V/µs for 10 pF capacitive load. The static power of the circuit is only 79µW.
Introduction: According to past researches, the classical-type electronic controller of quantum computer is implemented at room-temperature (RT), which needs wiring and electronic interface to connect to the cryogenic quantum processor [1] . However, this method brings high cost and unreliability to the control of quantum processor. Hence, a CMOS control circuit operating at cryogenic temperature has been proposed. To realize the proposed alternative solution, we have finished the characterization and modelling of SMIC 0.18µm CMOS technology at cryogenic temperature in past research [2] .
CMOS analog buffer is an important basic building block in many applications at room temperature. It can be used as a voltage buffer between different unit circuits or to detect the voltage value of an internal node without affecting the operation of the internal circuit. Similarly, the quantum controller circuits need voltage buffer to drive large capacitive load and track the voltage level. Moreover, this buffer needs to meet some particular criteria like high slew-rate, operating in liquid helium tank and consuming extremely low power. Class-AB buffer can solve this limitation because it features a balance between slew-rate and power consumption [3] . Several class-AB buffers have been proposed. Carrillo et al. introduced a rail-to-rail CMOS analog buffer circuit which based on a differential class AB input stage [4] . This design could realize railto-rail voltage level tracking but the increase of transistors resulted in higher power consumption. Based on Carillo's circuit, Sawigun et al. used an adaptive biasing technique to reduce the number of transistors and power consumption relative to the original circuit [5] . The static power of Sawigun's circuit is 282µW which needs further power reduction for the application in 4.2K.
In this Letter, a novel cryogenic power efficient CMOS buffer which is based on differential input pairs and class AB output stage is presented. It features low operation temperature, low static power consumption and high slew-rate. The cryogenic model of SMIC 0.18µm CMOS technology are implemented to complete the simulation of this circuit.
Cryogenic model: At cryogenic environment, the MOSFETs will reveal new characteristics because of the freeze-out effect and kink effect. The carrier freezes out in the MOSFET channel region at cryogenic temperatures, so a higher gate drive voltage is required to inject carriers into the channel region. In addition, Table 1 illustrates the threshold voltage (V th ) change of different width-to-length ratio MOSFETs at LHT and RT. These parameters were extracted from the measurement results of various transistors and temperatures. At cryogenic temperature, threshold voltage has an significant rise and the V th of PMOS has a greater increase than NMOS's. Besides, Ion to Ioff ratio (turn-on and turn-off current ratio) increases at low temperatures which means the tested CMOS transistors can operate well as a switch for digital circuits at cryogenic temperatures and have low quiescent power consumption at the same time [6] . Gate transconductance (Gm) represents the gate to source current control capability. With the decrease of temperature, the Gm of MOSFET increases several times. This increase supplies a wider bandwidth for the same power budget. Measurement results of the thin-oxide SMIC 0.18µm CMOS technology transistors had different performance with the RT BSIM3V3 model [2, 7] . To eliminate the deviation, a compact model based on BSIM3V3 has been proposed by using default parameters. In this Letter, the results and SPICE model are used to the design and simulation of the buffer circuit to obtain a better performance at cryogenic temperature. Proposed circuit: Fig. 1 shows the transistor level implementation of the proposed cryogenic CMOS buffer. The circuit is made up of two complementary differential pairs and a output stage. The differential pairs use current-mirrors connection to increase the current of output node and make the output voltage doubled. As a consequence, the gain of this pairs could be same as the gain of dual output nodes differential amplifier. This circuit utilizes self-biasing scheme(the gate of M1 connected to the gate of M4 and the gate of M10 connected to the gate of M6) rather than external reference source to generate bias current. The operation of this buffer can be divided into three parts. When the input signal V in approaches Vss, the NMOS pair cuts off and the current mirror M6-M7 does not send any current contribution to the output stage. However, M4-M5 turns on, transporting a current from M2 to output branch to maintain the buffer turned on. Similarly, when V in is close to V dd , the PMOS pair cuts off and the NMOS pair starts working to keep the circuit turned on. If the input signal V in is in the mid-supply region, both pairs are active and send current to the output node. Thus, whether the input signal is tiny or close to V dd , the buffer can always provide equivalent gain. At the same time, the high drive capacity of the class AB output stage would improve the dynamic performance of the proposed circuit.
Power consumption is a principal indicator of low temperature circuit design. By cryogenic parameters extraction and modelling , the transistor parameters affecting the analogue circuit performance strongly all get enhanced. These improvements allow cryogenic circuits to achieve semblable performance but have lower power consumption comparing to room temperature circuits. Take the NMOS pair as an example. Assume that the large signal input is zero and only tiny signal connects to the input port. Due to the small signal v gs8 added to M8, the DC current of M8 is I bias /2. Thus the total current of M8 could be expressed as:
(1)
Likewise, the total current of M9 is:
(2)
Since the current mirror forces the current to flow equal, the small signal output current equals the difference between i D7 (= i D8 ) and i D9 :
The NMOS differential pair output voltage is:
M8 and M9 are completely symmetric so the io is given by following:
ELECTRONICS LETTERS XX XX 2019 Vol. 00 No. 00 = −g m8 . By this token, the transconductance of differential pair is determined by the transconductance of the input transistor. At cryogenic temperature, the MOSFETs' Gm increases obviously which means that for the same power budget the circuits have a wider bandwidth at liquid helium temperature [2] . As for buffer circuit, operating at cryogenic temperature could get analogous performance but consume less power.
Simulation results: The proposed analog buffer in Fig. 1 was designed in SMIC 0.18µm CMOS technology and the SPICE model was modified to be consistent with the cryogenic performance of MOSFETs. The circuit operated with a single 1.4V supply and a capacitive load of 10pF. Fig. 2 shows the DC characteristic of the cryogenic buffer together with the offset voltage. As illustrated, the buffer circuit possesses rail-to-rail drive capability. Fig. 3 shows the large signal transient response of the circuit to 1.4V 500 kHz input square signal with 10 pF load capacitance. As expected, the circuit achieves a high slew-rate with low power consumption due to the class AB operation of the output stage.
At last, Table 2 summarizes some typical parameters related to the performance at different temperature of the proposed buffer. Taking low temperature parameter as an example, the simulated open-loop gain and unity-gain frequency are 59 dB and 199 MHz. The simulation results show a total harmonic distortion (THD) equal to -52.7 dB for a 1.4 Vpp 100 kHz input sinewave signal. The positive and negative slew-rate of this buffer are +51 V/µs and -93V/µs. Apparently, this buffer achieves approximate performance with less quiescent power consumption at liquid helium temperature compared to room temperature. The differences of unity-gain frequency and slew-rate are mainly resulted from the increase of Gm and the decrease of the operation current of MOSFETs at cryogenic temperature. Conclusion: A rail-to-rail voltage buffer operating at 4.2K is proposed. The circuit adopts two complementary differential input pairs. As a result, the buffer can provide equally gain as the input voltage approaches the supply voltage. Meanwhile, the class AB output stage leads the circuit to a low power consumption and a high slew-rate. Consequently, the buffer could be used to drive large capacitive loads. Simulation results based on LHT SPICE model indicate that this buffer can operate at liquid helium temperature and possess less power budget without diminishing its drive capability.
